Low Power Embedded SoC Design
Article Sidebar
Main Article Content
Abstract
Now a days all embedded processors are manufactured in such a way that it may consume low power to provide longer life to the system using various low power techniques like clock gating, data gating, variable frequency mechanism, variable voltage mechanism and variable threshold techniques. In this paper these techniques are implemented using VHDL language in Vivado and results are compared to identify the better one among all possible ones. There are various characteristics compared here are power consumption, number of look up tables and number of flip flops consumed.
Downloads
Article Details
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
How to Cite
References
Himanshu Chaudhary, Nitish Goyal, Nagendra Sah, “Dynamic Power Reduction Using Clock Gating: A Review”, IJECT Vol. 6, Issue 1, Jan - March 2015, ISSN: 2230- 7109 (Online) | ISSN: 2230-9543 (Print).
V.Keerthana, Prasanth.J, “An Optimal Exploration of Different Clock Gating Techniques in VLSI Circuits”, SSRG International Journal of VLSI & Signal Processing (SSRG-IJVSP) – volume 3 Issue 4 July - August 2016, ISSN: 2394 – 2584.
Priya Singh, Ravi Goel, “Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits”, IJARCST 2014, Vol. 2, Issue 2, Ver. 2 (April - June 2014), ISSN: 2347 - 8446 (Online), ISSN: 2347 - 9817 (Print).
Dushyant Kumar Sharma, “Effects of Different Clock Gating Techniques on Design”, International Journal of Scientific & Engineering Research Volume 3, Issue 5, May-2012 1 ISSN 2229- 5518.
Saurabh Kshirsagar, Dr. M B Mali, “A Review of Clock Gating Techniques in Low Power Applications”, International Journal of Innovative Research in Science, Engineering and Technology (An ISO 3297: 2007 Certified Organization) Vol. 4, Issue 6, June 2015, ISSN (Online): 2319-8753, ISSN (Print): 2347-6710.
Nandita Srinivasana , Navamitha.S.Prakash, Shalakha.D , Sivaranjani .D , Swetha Sri Lakshmi.G,B.Bala Tripura Sundari (2015), “Power Reduction by Clock Gating Technique”, Elsevier Procedia Technology21 pp.631– 635. [CrossRef]
Jagrit kathuria, M.Ayoubkhan, Arti Noor, “ A review of clock gating techniques”, MIT International journal of electronics and communication engineering, vol.1 n0.2, Aug 2011, pp 106-114.
S.V.Lakshmi , P.S.Vishnu Priya and Mrs.S.Prema, “Performance Comparison of Various Clock Gating Techniques”, IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 1, Ver. II (Jan - Feb. 2015), pp.15-20, e-ISSN: 2319 –4200, p-ISSN No. : 2319 – 4197.
Harpreet Singh, Dr. Sukhwinder Singh “A Review on Clock Gating Methodologies for power minimization in VLSI circuits”, International Journal of Scientific Engineering and Applied Science (IJSEAS) – Volume-2, Issue-1, January 2016 ISSN: 2395-3470
M. Srilatha, G. Shyam Kishore, “A comparative analysis of lookahead clock gating using 22nm technology”, International Journal of Engineering & Science Research, July 2015, Vol-5 Issue-7 pp 654-658, ISSN 2277-2685
Shmuel Wimer, Member, IEEE, and Israel Koren, Fellow, IEEE, “Design Flow for Flip-Flop Grouping in Data-Driven Clock Gating”, IEEE Transactions on VLSI systems, Vol. 22, no. 4, APRIL 2014 pp.771 [CrossRef]
S.C Brunet et al., “Partitioning and optimization of high level stream applications for multi clock domain architectures,” in. Proc. IEEE Workshop Signal Process Syst., Taipei, Taiwan, pp.1777-182, Oct.2013. [2] D. [CrossRef]
W. Dobberpuhl et al., "A 200-MHz 64-b dual-issue CMOS microprocessor," in IEEE Journal of Solid-State Circuits, vol. 27, no. 11, pp. 1555-1567, Nov. 1992. [CrossRef]
Frank Emnett, Mark Biegel, Power Reduction Through RTL Clock Gating, SNUG San Jose,2000.
Gary K. Yeap, Practical Low Power Digital VLSI Design, Kluwer Publishing,1998.